## IN THE CLAIMS:

Please amend the claims as follows:

What is claimed is:

(Currently Amended) An integrated circuit structure comprising:

 a chip level test access port (TAP) controller having a chip-level TAP instruction register;

a plurality of embedded TAPs connected to said chip level TAP,

wherein said embedded TAPs having have varying instruction register lengths that differ from said chip-level TAP instruction register, and

wherein said chip level TAP includes comprises a flexible length instruction register, wherein said flexible length instruction register comprises a plurality of instruction register segments.

wherein at least two of said instruction register segments comprise multiple bits and wherein said flexible length instruction register is adapted to accommodate different length instruction registers of said embedded TAPs.

- 2. (Currently Amended) The integrated circuit structure in claim 1, wherein said flexible length instruction register is longer than the longest embedded TAP instruction register.
- (Currently Amended) The integrated circuit structure in claim 2, wherein <u>said flexible length instruction register further comprises</u> additional <u>bits bit</u> <u>segments</u>.

wherein all of said instruction register segments combined are as long as said longest embedded TAP instruction register, wherein said additional bit segments that make said flexible length instruction register longer than the said longest embedded TAP instruction register and

wherein said additional bit segments comprises bits that are adapted to choose the active segments an effective length of said flexible length instruction register.

- 4. (Currently Amended) The integrated circuit structure in claim [[1]] <u>3</u>, wherein said flexible length instruction register plurality of instruction register segments comprises:
- a first instruction register segment having the <u>a</u> same length as the <u>a</u> shortest embedded TAP instruction register; and
- a second instruction register segment having a length equal to the <u>a</u> difference between said shortest embedded tap <u>TAP</u> instruction register and a <u>next longer larger</u> embedded-tapped <u>TAP</u> instruction register.
- 5. (Currently Amended) The integrated circuit structure in claim [[1]] 3, wherein said plurality of instruction register segments flexible length instruction register comprises:
- a first instruction register segment having the <u>a</u> same length as the <u>a</u> shortest embedded TAP instruction register; and
- at least two other instruction register segments additional instruction registers segments having incremental lengths equal to the <u>a</u> difference between the <u>a</u> previous shorter embedded tap <u>TAP</u> instruction register and the <u>a</u> next-largest <u>longer</u> embedded TAP instruction register.
- 6. (Currently Amended) The integrated circuit structure in claim 5, further comprising a selection logic connected to each of said instruction register segments and to said additional bit segments, wherein said selection logic comprises a plurality of multiplexors connected to said additional instruction register segments, wherein said multiplexors are adapted to selectively include with said first instruction register segment incremental ones of said additional instruction register segments to incrementally match the a difference in length between longer embedded TAPs instruction registers and said first instruction register segment the chip-level TAP instruction register length.

10/709.389

- 7. (Currently Amended) The integrated circuit structure in claim 5, wherein the active said effective length of said flexible length instruction register comprises a combined length of said first instruction register segment and the selected ones of said additional at least two other instruction registers segments.
- 8. (Original) The integrated circuit structure in claim 1, wherein said flexible length instruction register appears as a fixed length instruction register to users connecting to said chip level TAP.
- 9. (Currently Amended) The integrated circuit structure in claim 1, further comprising <u>a</u> selection logic adapted to actively connect only a single embedded TAP at a time to said chip level TAP.
- (Currently Amended) An integrated circuit structure comprising:
   a chip level test access port (TAP) controller having a chip-level TAP instruction register;
   and

a plurality of embedded TAPs connected to said chip level TAP.

wherein said embedded TAPs having have instruction register lengths that differ from said chip level TAP instruction register, and

wherein at least some of the <u>said</u> embedded TAP instruction register lengths may differ from each other.

wherein said chip level TAP <u>includes comprises</u> a flexible length instruction register, wherein said flexible length instruction register is adapted to accommodate different length instruction registers of said embedded TAPs, and

wherein said flexible length instruction register comprises a plurality of instruction register segments at least two of which comprise multiple bits, and

wherein said plurality of instruction register segments comprise:

a first instruction register segment having the <u>a</u> same length as the <u>a</u> shortest embedded TAP instruction register; and

10/709,389 4

a second instruction register segment having a length equal to the <u>a</u> difference between said shortest embedded tap <u>TAP</u> instruction register and a <u>next longer</u> larger embedded tapped <u>TAP</u> instruction register.

- 11. (Currently Amended) The integrated circuit structure in claim 10, wherein said flexible length instruction register is longer than the <u>a</u> longest embedded TAP instruction register.
- 12. (Currently Amended) The integrated circuit structure in claim 11, wherein said flexible length instruction register further comprises additional bits bit segments.

wherein all of said instruction register segments combined are as long as said longest embedded TAP instruction register,

wherein said additional bit segments that make said flexible length instruction register longer than the said longest embedded TAP instruction register and

wherein said additional bit segments comprises bits that are adapted to choose the active segments an effective length of said flexible length instruction register.

- 13. (Original) The integrated circuit structure in claim 10, wherein said flexible length instruction register appears as a fixed length instruction register to users connecting to said chip level TAP.
- 14. (Currently Amended). The integrated circuit structure in claim 10, further comprising <u>a</u> selection logic adapted to actively connect only a single embedded TAP at a time to said chip level TAP.
- 15. (Currently Amended) An integrated circuit structure comprising:
  a chip level test access port (TAP) controller having a chip-level TAP instruction register;
  and
  - a plurality of embedded TAPs connected to said chip level TAP,

wherein said embedded TAPs having have instruction register lengths that differ from said chip level TAP instruction register, and

wherein at least some of the embedded TAP instruction register lengths may differ from each other.

wherein said chip level TAP includes comprises a flexible length instruction register.

wherein said flexible length instruction register is adapted to accommodate different length instruction registers of said embedded TAPs, and

wherein said flexible length instruction register comprises a plurality of instruction register segments having a combined length equal to a longest embedded TAP instruction register and additional bit segments such that said flexible length instruction register is longer than said longest embedded TAP instruction register.

wherein said plurality of instruction register segments comprise:

a first instruction register segment <u>comprising multiple bits and</u> having the  $\underline{a}$  same length as the  $\underline{a}$  shortest embedded TAP instruction register; and

at least two other instruction register segments additional instruction registers segments having incremental lengths equal to the <u>a</u> difference between the <u>a</u> previous shorter embedded tap <u>TAP</u> instruction register and the <u>a</u> next-largest longer embedded TAP instruction register, wherein at least one of said at least two other instruction register segments comprises multiple bits.

- 16. (Cancelled).
- 17. (Currently Amended) The integrated circuit structure in claim 16, wherein additional bits that make said flexible length instruction register longer than the longest embedded TAP instruction register comprises bits that are said additional bit segments are adapted to choose the active an effective length of said flexible length instruction register.
- 18. (Currently Amended) The integrated circuit structure in claim 15, further comprising a selection logic connected to each of said instruction register segments and to said additional bit

segments, wherein said selection logic comprises a plurality of multiplexors connected to said additional instruction register segments, wherein said multiplexors are adapted to selectively include with said first instruction register segment incremental ones of said additional instruction register segments to incrementally match the a difference in length between longer embedded TAPs instruction registers and said first instruction register segment the chip-level TAP instruction register length.

- 19. (Currently Amended) The integrated circuit structure in claim [[15]]17, wherein the active said effective length of said flexible length instruction register comprises a combined length of said first instruction register segment and the selected ones of said additional at least two other instruction registers segments.
- 20. (Original) The integrated circuit structure in claim 15, wherein said flexible length instruction register appears as a fixed length instruction register to users connecting to said chip level TAP.
- 21. (Currently Amended) The integrated circuit structure in claim 15, further comprising <u>a</u> selection logic adapted to actively connect only a single embedded TAP at a time to said chip level TAP.
- 22. (Currently Amended) An integrated circuit structure comprising:
  - a chip level test access port (TAP) controller; and
  - a plurality of embedded TAPs connected to said chip level TAP,
- wherein said embedded TAPs having have instruction register lengths that differ from said chip level TAP instruction register, and

wherein at least some of the embedded TAP instruction register lengths may differ from each other,

wherein said chip level TAP <u>includes comprises</u> a flexible length instruction register adapted to accommodate different length instruction registers of said embedded TAPs,

wherein said flexible length instruction register comprises a plurality of instruction register segments having a combined length equal to a longest embedded TAP instruction register and additional bit segments such that said flexible length instruction register is longer than the longest embedded TAP instruction register, and

wherein additional <u>bit segments</u> bits that make said flexible length instruction register longer than the longest embedded TAP instruction register comprises bits that are adapted to choose the active <u>an effective</u> length of said flexible length instruction register.

23. (Currently Amended) The integrated circuit structure in claim 22,

wherein at least two of said plurality of instruction register segments comprise multiple bits and

wherein said <u>plurality of instruction register segments further</u> flexible length instruction register comprises:

a first instruction register segment having the  $\underline{a}$  same length as the  $\underline{a}$  shortest embedded TAP instruction register; and

a second instruction register segment having a length equal to the <u>a</u> difference between said shortest embedded tap  $\overline{TAP}$  instruction register and a <u>next longer larger-embedded</u> tapped  $\overline{TAP}$  instruction register.

24. (Currently Amended) The integrated circuit structure in claim 22, wherein said <del>flexible</del> length instruction register plurality of instruction register segments comprises:

a first instruction register segment having the same length as the <u>a</u> shortest embedded TAP instruction register; and

additional at least two other instruction registers segments having incremental lengths equal to the a difference between the a previous shorter embedded tap TAP instruction register and the a next longer largest embedded tapped TAP instruction register, wherein at least one of said at least two other instruction register segments comprises multiple bits.

- 25. (Currently Amended) The integrated circuit structure in claim 24, further comprising a selection logic connected to each of said instruction register segments and to said additional bit segments, wherein said selection logic comprises a plurality of multiplexors connected to said additional instruction register segments, wherein said multiplexors are adapted to selectively include with said first instruction register segment incremental ones of said additional instruction register segments to incrementally match the a difference in length between longer embedded TAPs instruction registers and said first instruction register segment the chip level TAP instruction register length.
- 26. (Currently Amended) The integrated circuit structure in claim 24, wherein the active said effective length of said flexible length instruction register comprises a combined length of said first instruction register segment and the selected ones of said additional at least two other instruction registers segments.
- 27. (Original) The integrated circuit structure in claim 22, wherein said flexible length instruction register appears as a fixed length instruction register to users connecting to said chip level TAP.
- 28. (Currently Amended) The integrated circuit structure in claim 22, further comprising <u>a</u> selection logic adapted to actively connect only a single embedded TAP at a time to said chip level TAP.
- 29. (Original) The integrated circuit structure in claim 22, wherein said embedded TAPs comprise serially connected TAPs.
- 30. (Currently Amended) The integrated circuit structure in claim 22, wherein the <u>a</u> number of said embedded TAPs is unlimited.

10/709.389